



## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO. 2204	
09/818,024	03/26/2001	Satyanarayana Nishtala	SUN-P5569-RJL		
22835	7590 11/28/2003		EXAMINER		
•	IGHAN & FLEMING	MANOSKEY, JOSEPH D			
508 SECOND SUITE 201	STREET	·	ART UNIT	PAPER NUMBER	
DAVIS, CA	95616		2184	ת כ	
			DATE MAILED: 11/28/2003	3	

Please find below and/or attached an Office communication concerning this application or proceeding.

		17	Application No.		pplicant(s)				
			• •						
Office Action Summary			09/818,024		NISHTALA, SATYANARAYANA				
			Examiner	Ai	rt Unit				
			loseph Manoskey		184				
Period f	The MAILING DATE of this commun or Reply	iication appea	rs on the cover she	et with the com	espondence ad	dress			
THE - Extended - If th - If No - Fail - Any	HORTENED STATUTORY PERIOD F MAILING DATE OF THIS COMMUN ensions of time may be available under the provisions of SIX (6) MONTHS from the mailing date of this common e period for reply specified above is less than thirty (3 to period for reply is specified above, the maximum sture to reply within the set or extended period for reply reply received by the Office later than three months are patent term adjustment. See 37 CFR 1.704(b).	ICATION. s of 37 CFR 1.136(anunication. s0) days, a reply witatutory period will a will, by statute, ca	a). In no event, however, thin the statutory minimum apply and will expire SIX (fuse the application to become	may a reply be timely to n of thirty (30) days will b) MONTHS from the n nome ABANDONED (3	filed I be considered time! mailing date of this c 15 U.S.C. § 133).				
1)🖾	Responsive to communication(s) file	ed on <u>26 Mar</u>	<u>ch 2001</u> .						
2a) <u></u> ☐	This action is <b>FINAL</b> . 2b)⊠ This action is non-final.								
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.								
Disposit	tion of Claims								
4)⊠	Claim(s) 1-21 is/are pending in the application.								
,	4a) Of the above claim(s) is/are withdrawn from consideration.								
5̀)□	Claim(s) is/are allowed.								
6)⊠	Claim(s) <u>1-21</u> is/are rejected.								
7)[	Claim(s) is/are objected to.								
8)[	Claim(s) are subject to restrict	ction and/or e	election requiremen	nt.					
Applicat	tion Papers								
9)[	The specification is objected to by the	e Examiner.							
10)⊠	The drawing(s) filed on 26 March 20	<u>01</u> is/are: a)	oxtimes accepted or b) $oxtimes$	objected to by	y the Examinei	•.			
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).								
	Replacement drawing sheet(s) including	=	•						
11)	The oath or declaration is objected to	o by the Exar	niner. Note the atta	ached Office Ac	tion or form P1	O-152.			
Priority	under 35 U.S.C. §§ 119 and 120								
13)	Acknowledgment is made of a claim All b) Some * c) None of:  1. Certified copies of the priority 2. Certified copies of the priority 3. Copies of the certified copies application from the Internation See the attached detailed Office action Acknowledgment is made of a claim fusince a specific reference was included a Topic Translation of the foreign land Acknowledgment is made of a claim fusion of the foreign land Acknowledgment is made of a claim fusion of the first senting the control of the certified copies of the priority application from the priority application from the certified copies of the priority application from the priority application from the priority application from the certified copies applicatio	documents he documents he documents he of the priority onal Bureau (lon for a list of for domestic ped in the first stanguage provision domestic per	nave been received have been received documents have PCT Rule 17.2(a)) the certified copies oriority under 35 U sentence of the spo sional application had	d. d in Application been received in s not received. S.C. § 119(e) (the cification or in the case) has been received. S.C. §§ 120 and	No  In this National  To a provisional  an Application  ed.  d/or 121 since	I application) Data Sheet. a specific			
Attachmen			🗀		0.440) D				
2) D Notic	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (F mation Disclosure Statement(s) (PTO-1449) P		5) 🔲 Notic	view Summary (PT ce of Informal Pater er:					

Application/Control Number: 09/818,024 Page 2

Art Unit: 2184

## **DETAILED ACTION**

## Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1- 21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Greiner, U.S. Patent Application Publication U.S. 2002/0157062 in view of Rodriguez, U.S. Patent Application Publication U.S. 2002/0087921.
- 3. Referring to claim 1, Greiner discloses an apparatus for detecting errors on a multi-pumped bus (See page 1, paragraph 2), this is interpreted as a source synchronous bus (See page 4, paragraph 58). The source synchronous bus has a plurality of data lines, a clock line (the strobe lines are interpreted as a clock line for the source synchronous bus), a transmitting mechanism, a receiving mechanism, and an error detecting mechanism (See Fig. 5b). Greiner teaches the parity circuit checking for errors (See page 2, paragraph 29). Greiner does not disclose that the error detecting mechanism can detect errors caused by an error on the clock line, however Greiner does disclose increasing the bus throughput by increasing the rate to higher frequency. Rodriguez teaches detecting errors in a source synchronous bus that has strobe logic containing glitch detection for the strobe or "bus clock" line (See Fig. 1 and page 2, paragraph 21). It would have been obvious to one of ordinary skill in the art at the time of the invention to combine the strobe logic of Rodriguez with the source synchronous

bus of Greiner. This would have been obvious to one of ordinary skill in the art at the time of the invention to do because it increases the reliability, especially for problems that are prone to high-speed connections (See Rodriguez, page 1, paragraph 4).

Page 3

- 4. Referring to claim 2, Greiner and Rodriguez teach all the limitations (See rejection of claim 1) including a grouping mechanism with the transmitting mechanism configured to group the data bits into error groups and a detection code generating for each group. Greiner teaches data groupings and parity outputs created for each grouping (See page 10, paragraph 115). Greiner also discloses that the detection code being transmitted using a clock cycle other than the clock cycles for transmitting the data (See page 10, paragraph 122).
- 5. Referring to claims 3 and 4, Greiner and Rodriguez disclose all the limitations (See rejection of claim 2) including the detection code being a parity bit or an error correcting code (See Greiner page 1-2, paragraph 23).
- Referring to claim 5-7, Greiner and Rodriguez disclose all the limitations (See 6. rejection of claim 2) including the data bits being skewed across time. Greiner discloses the data group being split up among the phases of the transmission (See page 10, paragraph 115). Greiner teaches the data being skewed based on the position of the data bits (See page 10, paragraph 115 and Fig. 8 and 9). Greiner also teaches a gathering mechanism with the receiving mechanism that de-skews the data bits (See Fig. 9).
- 7. Referring to claim 8, Greiner discloses a method for detecting errors on a multipumped bus (See page 1, paragraph 2), this is interpreted as a source synchronous bus

Application/Control Number: 09/818,024 Page 4

Art Unit: 2184

(See page 4, paragraph 58). The source synchronous bus has a plurality of data lines, a clock line (the strobe lines are interpreted as a clock line for the source synchronous bus), transmitting data, receiving data, and detecting errors (See page 6, paragraphs 75 and 76). Greiner does not disclose detecting errors caused by an error on the clock line, however Greiner does disclose increasing the bus throughput by increasing the rate to higher frequency. Rodriguez teaches detecting errors in a source synchronous bus by detecting glitches on the strobe or "bus clock" line (See Fig. 1 and page 2, paragraph 21). It would have been obvious to one of ordinary skill in the art at the time of the invention to combine the detecting of glitches on the strobe line of Rodriguez with the method of detecting errors on a source synchronous bus of Greiner. This would have been obvious to one of ordinary skill in the art at the time of the invention to do because it increases the reliability, especially for problems that are prone to high-speed connections (See Rodriguez, page 1, paragraph 4).

- 8. Referring to claim 9, Greiner and Rodriguez teach all the limitations (See rejection of claim 8) including a grouping data bits into error groups and generating detection code for each group. Greiner teaches data groupings and parity outputs created for each grouping (See page 10, paragraph 115). Greiner also discloses that the detection code being transmitted using a clock cycle other than the clock cycles for transmitting the data (See page 10, paragraph 122).
- 9. Referring to claims 10 and 11, Greiner and Rodriguez disclose all the limitations (See rejection of claim 9) including the detection code being a parity bit or an error correcting code (See Greiner page 1-2, paragraph 23).

Application/Control Number: 09/818,024 Page 5

Art Unit: 2184

10. Referring to claim 12-14, Greiner and Rodriguez disclose all the limitations (See rejection of claim 9) including the data bits being skewed across time. Greiner discloses the data group being split up among the phases of the transmission (See page 10, paragraph 115). Greiner teaches the data being skewed based on the position of the data bits (See page 10, paragraph 115 and Fig. 8 and 9). Greiner also teaches gathering and de-skewing the data bits (See page 10, paragraph 115).

Referring to claim 15, Greiner discloses a computing system for detecting errors 11. on a multi-pumped bus (See page 1, paragraph 2, and Fig. 1), this is interpreted as a source synchronous bus (See page 4, paragraph 58). The source synchronous bus has a plurality of data lines, a clock line (the strobe lines are interpreted as a clock line for the source synchronous bus), a processor as a transmitting mechanism, a memory unit as receiving mechanism, and an error detecting mechanism coupled to the memory unit (See Fig. 1). Greiner teaches the parity circuit checking for errors (See page 2, paragraph 29). Greiner does not disclose that the error detecting mechanism can detect errors caused by an error on the clock line, however Greiner does disclose increasing bus throughput by increasing the rate to higher frequency. Rodriguez teaches detecting errors in a source synchronous bus that has strobe logic containing glitch detection for the strobe or clock line (See Fig. 1 and page 2, paragraph 21). It would have been obvious to one of ordinary skill in the art at the time of the invention to combine the strobe logic of Rodriguez with the source synchronous bus of Greiner. This would have been obvious to one of ordinary skill in the art at the time of the

Page 6

Application/Control Number: 09/818,024

Art Unit: 2184

invention to do because it increases the reliability, especially for problems that are prone to high-speed connections (See Rodriguez, page 1, paragraph 4).

- 12. Referring to claim 16, Greiner and Rodriguez teach all the limitations (See rejection of claim 1) including a grouping mechanism with the transmitting mechanism configured to group the data bits into error groups and a detection code generating for each group. Greiner teaches data groupings and parity outputs created for each grouping (See page 10, paragraph 115). Greiner also discloses that the detection code being transmitted using a clock cycle other than the clock cycles for transmitting the data (See page 10, paragraph 122).
- 13. Referring to claims 17 and 18, Greiner and Rodriguez disclose all the limitations (See rejection of claim 16) including the detection code being a parity bit or an error correcting code (See Greiner page 1-2, paragraph 23).
- 14. Referring to claim 19-21, Greiner and Rodriguez disclose all the limitations (See rejection of claim 16) including the data bits being skewed across time. Greiner discloses the data group being split up among the phases of the transmission (See page 10, paragraph 115). Greiner teaches the data being skewed based on the position of the data bits (See page 10, paragraph 115 and Fig. 8 and 9). Greiner also teaches a gathering mechanism with the receiving mechanism that de-skews the data bits (See Fig. 9).

## **Conclusion**

15. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Application/Control Number: 09/818,024

Art Unit: 2184

Page 7

U.S. Patent 6,209,072 to MacWilliams et al.

U.S. Patent 5,784,393 to Byers et al.

U.S. Patent 6,622,256 to Dabral et al.

U.S. Patent Application Publication 2002/0174390 to Craft

U.S. Patent 6,178,206 to Kelly et al.

16. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Joseph Manoskey whose telephone number is (703) 308-5466. The examiner can normally be reached on Mon.-Fri. (8am to 4:30pm).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert Beausoliel can be reached on (703) 305-9713. The fax phone number for the organization where this application or proceeding is assigned is (703)-872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-3900.

JDM

November 19, 2003

SCOTT BADERMAN PRIMARY EXAMINER